STP1382

    Single-Wafer Gate Dielectric Technologies for Sub-0.18 μm Applications

    Published: Jan 2000


      Format Pages Price  
    PDF Version (224K) 10 $25   ADD TO CART
    Complete Source PDF (3.5M) 10 $55   ADD TO CART


    Abstract

    The continued aggressive scaling of device dimensions presents serious challenges in transistor design and process integration. In particular for the gate dielectric, the reduction in equivalent oxide thickness challenges the limits of current process and equipment technologies. Single-wafer oxidation technologies are fundamentally different from their batch furnace counterparts and can address these challenges. The differences in single-wafer reaction chemistry are responsible for significant improvements in gate dielectric integrity. Rapid thermal processing also makes possible high levels of nitrogen incorporation, while maintaining this reliability improvement. These improvements will be increasingly important for the next several device generations.

    Keywords:

    gate dielectrics, single-wafer, wet oxidation, nitrided oxides


    Author Information:

    Miner, G
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Xing, G
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Yokota, Y
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Jaggi, A
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Sanchez, E
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Chen, C
    Thermal Processing Organization, Applied Materials, Santa Clara, CA

    Lopes, D
    Thermal Processing Organization, Applied Materials, Santa Clara, CA


    Paper ID: STP13489S

    Committee/Subcommittee: F01.05

    DOI: 10.1520/STP13489S


    CrossRef ASTM International is a member of CrossRef.