

Gate Dielectric Integrity

MATERIAL, PROCESS,
AND TOOL QUALIFICATION

Dinesh C. Gupta and
George A. Brown, editors

STP 1382



STP1382

***Gate Dielectric Integrity:
Material, Process, and
Tool Qualification***

Dinesh C. Gupta and George A. Brown, editors

ASTM Stock Number: STP1382



ASTM
100 Barr Harbor Drive
West Conshohocken, PA 19428-2959

Library of Congress Cataloging-in-Publication Data

Gate dielectric integrity : material, process, and tool qualification / Dinesh C. Gupta and

George A. Brown, Editors.

(STP ; 1382)

ASTM Stock Number: STP1382.

Includes bibliographical references and index.

ISBN 0-8031-2615-8

1. Semiconductor wafers--Reliability. 2. Integrated circuits--Wafer-scale integration--Reliability. 3. Gate array circuits--Materials. 4. Silicon oxide films--Testing.

5. Dielectrics--Testing. I. Gupta, D. C. (Dinesh C.) II. Brown, George A. 1937-

TK7871.85.G32 2000

621.3815'2--dc21

99-086920

Copyright © 2000 AMERICAN SOCIETY FOR TESTING AND MATERIALS, West Conshohocken, PA. All rights reserved. This material may not be reproduced or copied, in whole or in part, in any printed, mechanical, electronic, film, or other distribution and storage media, without the written consent of the publisher.

Photocopy Rights

Authorization to photocopy items for internal, personal, or educational classroom use, or the internal, personal, or educational classroom use of specific clients, is granted by the American Society for Testing and Materials (ASTM) provided that the appropriate fee is paid to the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923; Tel: 508-750-8400; online: <http://www.copyright.com/>.

Peer Review Policy

Each paper published in this volume was evaluated by two peer reviewers and the editor. The authors addressed all of the reviewers' comments to the satisfaction of both the technical editor(s) and the ASTM Committee on Publications.

The quality of the papers in this publication reflects not only the obvious efforts of the authors and the technical editor(s), but also the work of the peer reviewers. In keeping with long standing publication practices, ASTM maintains the anonymity of the peer reviewers. The ASTM Committee on Publications acknowledges with appreciation their dedication and contribution of time and effort on behalf of ASTM.

Printed in Mayfield, PA
January 2000

Foreword

The Conference on Gate Dielectric Integrity was held on January 25, 1999 in San Jose, California. ASTM Committee F-1 on Electronics sponsored the conference. The conference co-chairmen were Dinesh Gupta, of Mitsubishi Silicon America, and George Brown of Texas Instruments (*currently assigned to SEMATECH*).

The success of the conference is the result of both the hard work of many people in the industry who participated as coordinators, and the support of the Officers of Committee F-1. George Brown and Dinesh Gupta presided at the technical sessions and Howard Huff of SEMATECH joined Dinesh Gupta and George Brown in moderating the Panel discussions.

We are also thankful to all the presenters at the technical sessions who also joined as panel members. Many scientists from all over the world reviewed the manuscripts published in this book. Without their support, this publication would not have been possible. And finally, we acknowledge the hard work and efforts of the staff at ASTM in bringing the book to print.

Contents

Overview—DINESH C. GUPTA AND GEORGE A. BROWN	ix
CONCEPTS	
Gate Oxide Reliability Assessment and Some Connections to Oxide Integrity— D. J. DUMIN	3
THIN GATE DIELECTRICS	
Ultra-Thin Film Dielectrics Reliability Characterization—J. S. SUEHLE	27
Voltage Step Stress for 10 nm Oxides—A. STRONG	41
Localized Charging Damage in Thin Oxides—G. BERSUKER AND J. WERKING	47
CHARACTERIZATION AND APPLICATIONS	
Characterization of Gate Dielectrics With Mercury Gate MOS Current-Voltage Measurements—G. A. GRUBER AND R. J. HILLARD	65
COCOS (Corona Oxide Characterization of Semiconductor) Metrology: Physical Principal and Applications—M. WILSON AND J. LAGOWSKI, A. SAVTCHOUK, L. JASTRZEBSKI, AND J. D'AMICO.	74
Application of Quantox Measurements to Identify Phosphorus Contamination in Silicon Wafers—M. A. DEXTER, K. M. HASSLINGER, J. R. FRITZ, AND C. A. ULLO	91
Applications of Gate Oxide Integrity Measurements in Silicon Wafer Manufacturing—M. R. SEACRIST	102
Silicon Substrate Related Gate Oxide Integrity at Different Oxide Thicknesses— E. D. GRANN, A. HUBER, J. GRABMEIER, R. HÖLZL, AND R. WAHLICH	112
Single Wafer Gate Dielectric Technologies for Sub-0.18 μm Applications—G. MINER, G. XING, Y. YOKOTA, A. JAGGI, E. SANCHEZ, C. CHEN, AND D. LOPEZ	122
High Resolution Gate Oxide Integrity (GOI) Measurement in Near-Perfect Silicon—Y. MURAKAMI, T. YAMAZAKI, W. ITOU, AND T. SHINGYOUJI	132
Qualification of Epi Layers and Interface Properties by an Improved μ-PCD Technique—T. PAVELKA	145

STANDARDIZATION AND ROUND ROBINS

Appendix 1—Interim Reports of Two Inter-Laboratory Round Robins on Gate Oxide Integrity, One Conducted by ASTM Committee F-1 and JEDEC Committee, and the Other Conducted by JEIDA Committee and SEMI, Japan	157
---	------------

PANEL DISCUSSIONS

Appendix 2—Panel Discussions—A Synopsis	167
--	------------

A Note of Appreciation

The quality of the papers that appear in this publication reflects not only the obvious efforts of the authors, but also the unheralded, though essential, work of the reviewers. On behalf of ASTM, we acknowledge with appreciation their dedication to high professional standards and their contribution of time and effort.

Dinesh Gupta
George Brown

Overview

The papers in this volume were presented at the conference on Gate Dielectric Integrity (GDI) held in January 1999 in San Jose, California to describe the concepts and metrology of the Gate Dielectric Integrity and discuss its applications for the material and device process and tool qualification. ASTM Committee F-1 on Electronics sponsored the conference. In addition to the technical presentations, a panel discussion was also held at the conference. A summary of the panel discussion is provided in Appendix 2.

A wide variety of topics relating to the subject of GDI are presented in this publication. These topics include concepts, methods, protocols, and reliability assessment as related to dielectric integrity. The characterization of thin dielectrics, various GDI measurement techniques, and discussion of important effects on the characterization of GDI is also included.

The proceedings section is divided as follows:

- Concepts
- Thin Gate Dielectrics
- Characterization and Applications
- Standardization and Round Robins—including as Appendix 1

Integrity of thin dielectrics in MOS devices is a dominant factor in determining the overall reliability of microcircuits. Even though many factors influence the final performance of a circuit, device reliability, in general, starts with high quality of silicon material. Thus, gate dielectric integrity measurements are one amongst several most commonly used within so-called “Wafer Level Reliability Tests”. The dielectric layer is put under stress until it fails. This failure occurs in two phases: 1) a wearout phase in which the external stress slowly degrades the oxide, and 2) a breakdown phase where certain physical parameters are exceeded and the dielectric undergoes a runaway current flow. This high current flow causes the dielectric, shortly after the electrical breakdown, to break down thermally and to be permanently damaged. Dielectric reliability may be evaluated by forcing either current or voltage, either with a fixed level or ramped (stepped) stress. MOS capacitors with polysilicon gates are customarily used as testing devices. Two stressing methods are used: 1) time-zero dielectric breakdown (TZDB), and 2) time-dependent dielectric breakdown (TDDB).

In TZDB testing, the test structure is checked for integrity by measuring the sample response after applying a constant, initial voltage or current. The stress, either voltage or current, is then increased in steps until a defined failure criterion occurs, or the applied stress reaches a specified limit. In TDDB testing, on the other hand, after a similar initial test, a constant stress level, either voltage or current, is applied until a pre-determined failure condition or upper time limit is reached.

Professor David Dumin of Clemson University explores several oxide reliability assessment attributes and associates them with oxide integrity. He discusses oxide wearout and breakdown in terms of trap generation inside the oxide and locally high current regions occurring during breakdown events. He also presents a technique to characterize electric breakdown distributions. The latter are important in determining yield and early failures of the devices.

John Suehle of National Institute of Standards and Technology discusses the oxide reliability and GDI characterization for thin gate dielectrics. The value of Q_{bd} in case of thin dielectrics and its dependence on device area and current density is discussed in his paper.

Alvin Strong of IBM Microelectronics describes the advantages and challenges of a voltage step stress technique for TDDB measurements on oxides in the range of 10 nm. He proposes the advantages as being: 1) sample homogenization, and 2) sample size minimization. "The challenge may be in the interpretation of the data obtained from this technique sometimes, but the benefits outweigh this disadvantage," he says.

Bersuker and Werking of SEMATECH propose a model that provides a physical explanation for the electric field and oxide thickness dependence of charge-to-breakdown measurements. They note that relatively lower damage in thinner oxides, as determined by the concentration of generated traps, may produce a greater effect on oxide leakage current. Therefore, gate leakage current may not directly represent oxide damage after heavy stress. In fact, they find that after heavy stress, leakage current is determined by the probability of trap assisted tunneling, while in lightly damaged oxides the density of generated traps controls leakage.

Gilbert Gruber and Robert Hillard of Solid State Measurements, Marshall Wilson and Jacek Lagowski of Semiconductor Diagnostics, and Mark Dexter, et al. of Texas Instruments describe various non-contact measurements of Gate Dielectric Integrity, and discuss some of the applications of these measurements. Gruber and Hillard stress the need for making the measurements rapidly and accurately, and present the use of Hg probe for GDI measurements. They discuss the application of this measurement in monitoring a variety of process induced defects. Wilson and Lagowski describe COCOS metrology which maps contact potential difference and surface photovoltage produced from the application of electric charge on the dielectric surface. They discuss various applications of this technique in the monitoring of process flows and contamination. Hasslinger and Dexter utilize measurements made on the Quantox tool to monitor oxidation furnaces routinely, and to solve the problem of contamination introduced during a high temperature device process. This contamination had resulted in parametric failures in LOCOS devices.

The paper by Michael Seacrist describes various applications of GDI measurements in silicon wafer manufacturing. "Silicon wafer related GDI sensitivity has driven silicon wafer suppliers to reduce and eliminate the vacancy-related defects," he says and discusses other wafer properties such as the smoothness and purity of the silicon surface, which influence thin dielectric GDI measurements. The paper by Grann et al. of Wacker Siltronic gives GOI measurements at different oxide thicknesses.

Miner et al. of Applied Materials discuss the process and equipment technologies for depositing thin gate dielectrics. They also discuss the differences in the reaction chemistry of deposition responsible for improvement in gate dielectric integrity. Murakami et al. from Mitsubishi Materials Silicon Corporation apply the high-resolution GDI measurements to study the defect level in various types of silicon wafers such as, Pure Silicon™, epitaxial silicon, hydrogen annealed bulk silicon, so-called low COP silicon, and conventional CZ silicon wafers. Using the TDDB technique, they show a correlation between grown-in crystalline defects and defects in the deposited oxide.

The papers by Dumin, Suehle, and most others give a broad bibliography on the topic of gate dielectric integrity. The articles published in the 1999 Symposium on VLSI Technology may also be interesting to readers.

Appendix 1 gives the interim results of two round robins on the gate dielectric integrity. These round robins are currently in progress. One of the round robins is being conducted in the USA under the joint auspices of JEDEC and ASTM Committees, and the other in Japan under the joint cooperation of JEIDA and SEMI Japan Committees. The U.S. round robin is based on three test procedures: voltage ramp test, current ramp test, and bounded current ramp test. On the other hand, the purpose of the Japan round robin is to standardize the characteristic evaluation of silicon wafer quality by oxide dielectric breakdown method.

Finally, appendix 2 gives a synopsis of panel discussions held at the conference. The Panel members were the presenters of the papers included in this volume.

Dinesh C. Gupta

Mitsubishi Silicon America

Palo Alto, California

Conference chairman and co-editor

George A. Brown

Texas Instruments, Inc.

Dallas, Texas

(Presently Assigned to SEMATECH)

Conference co-chairman and co-editor

ISBN 0-8031-2615-8