Journal Published Online: 01 January 1997
Volume 25, Issue 1

Testing and Design of CMOS D-Latches



The CMOS D-latch is an important block in the design of sequential circuits. Thus, a new fully testable CMOS D-latch (FTD) is proposed. A comprehensive test set that includes possible physical failures is developed. This test set is then applied to the FTD. The cost of implementation, analysis, and simulation of the FTD are all presented. Application of the FTD-latch to build a polarity-hold shift register is shown.

Author Information

Aissi, C
Howard University, Washington, DC
Olaniyan, J
Howard University, Washington, DC
Pages: 9
Price: $25.00
Reprints and Permissions
Reprints and copyright permissions can be requested through the
Copyright Clearance Center
Stock #: JTE11325J
ISSN: 0090-3973
DOI: 10.1520/JTE11325J