You are being redirected because this document is part of your ASTM Compass® subscription.
    This document is part of your ASTM Compass® subscription.


    Measurement of Stress Distributions on Silicon IC Chips Using Piezoresistive Sensors

    Published: Jan 2001

      Format Pages Price  
    PDF (820K) 26 $25   ADD TO CART
    Complete Source PDF (6.2M) 209 $93   ADD TO CART


    Structural reliability of integrated circuit chips in electronic packages continues to be a major concern due to ever-increasing die size, circuit densities, power dissipation, and operating temperatures. A powerful method for experimental evaluation of silicon die stress distributions is the use of test chips incorporating integral piezoresistive sensors. In this paper, a review is made of the state-of-the-art in the area of silicon piezoresistive stress sensor test chips. Developments in sensor theory, calibration methods, and packaging applications are presented.


    stress sensor, piezoresistive, test chip, electronic packaging

    Author Information:

    Suhling, Jeffrey C.
    Professor, Auburn University, Auburn, AL

    Jaeger, Richard C.
    Distinguished University Professor, Auburn University, Auburn, AL

    Committee/Subcommittee: E08.04

    DOI: 10.1520/STP42145S

    CrossRef ASTM International is a member of CrossRef.