SEDL / STP / STP1382-EB


STP1382
Gate Dielectric Integrity: Material, Process, and Tool Qualification

Gupta DC, Brown GA
Pages: 169
Published: 2000

PDF (3.5M): $55
Print: $55
Print + PDF: $82.50
Save 25%!

Thirteen papers provide the latest concepts and metrology of the Gate Dielectric Integrity (GDI) and its applications for the material and device process and tool qualification. The wide variety of topics covered includes: concepts, methods, protocols and reliability, and assessment as related to dielectric integrity. The characterization of thin dielectrics, various GDI measurements techniques, and discussion of important effects on the characterization of GDI is also included. Until now, such information has never been available in a single book on GDI.

This publication will benefit process engineers, fab technologists, quality and reliability engineers, silicon material scientists, materials characterization analysts, research scholars and device engineers.



Table of Contents

Ultra-Thin Film Dielectric Reliability Characterization
Suehle J.

Gate Oxide Reliability Assessment and Some Connections to Oxide Integrity
Dumin D.

Voltage Step Stress for 10 nm Oxides
Strong A.

Localized Charging Damage in Thin Oxides
Bersuker G., Werking J.

Characterization of Gate Dielectrics with Mercury Gate MOS Current-Voltage Measurements
Gruber G., Hillard R.

COCOS (Corona Oxide Characterization of Semiconductor) Metrology: Physical Principles and Applications
D'Amico J., Jastrzebski L., Lagowski J., Savtchouk A., Wilson M.

Application of Quantox Measurements to Identify Phosphorus Contamination in Silicon Wafers
Dexter M., Fritz J., Hasslinger K., Ullo C.

Application of Gate Oxide Integrity Measurements in Silicon Wafer Manufacturing
Seacrist M.

Silicon Substrate Related Gate Oxide Integrity at Different Oxide Thicknesses
Grabmeier J., Grann E., Hölzl R., Huber A., Wahlich R.

Single-Wafer Gate Dielectric Technologies for Sub-0.18 μm Applications
Chen C., Jaggi A., Lopes D., Miner G., Sanchez E., Xing G., Yokota Y.

High Resolution Gate Oxide Integrity (GOI) Measurement in Near-Perfect Silicon
Itou W., Murakami Y., Shingyouji T., Yamazaki T.

Qualification of Epi Layers and Interface Properties by an Improved μ-PCD Technique
Pavelka T.

Appendices


Committee: F01
Paper ID: STP1382-EB
DOI: 10.1520/STP1382-EB
ISBN-EB: 978-0-8031-5431-5

ASTM International is a member of CrossRef.
0-8031-2615-8
978-0-8031-2615-2
STP1382-EB