Process Technology Requirements for VLSIC Fabrication

    Published: Jan 1983

      Format Pages Price  
    PDF (140K) 9 $25   ADD TO CART
    Complete Source PDF (9.3M) 9 $66   ADD TO CART


    The fabrication of high-density, high-performance integrated circuits to provide a lower cost per function requires N-channel metal-oxide-semiconductor (NMOS) circuits with smaller minimum dimensions, thinner gate oxides, and shallower junction depths. This paper provides an overview of process technology constraints and requirements for the fabrication of scaled NMOS very-large-scale integrated circuits (VLSICs). Devices with shallow junction depths are required to minimize short channel effects in such VLSICs; this places numerous constraints on processing. These constraints require low-temperature processing and cause several deviations from present production processing techniques. We shall review some solutions to these constraints, especially in the junction formation and low pressure chemical vapor deposition areas.


    fabrication requirements, N-channel metal-oxide-semiconductors (NMOS), very large scale integrated circuits, low-pressure chemical vapor deposition, junction formation, scaling, gates

    Author Information:

    Kumar, R
    Burroughs Corporation, San Diego, Calif.

    Nowak, MM
    Burroughs Corporation, San Diego, Calif.

    Tyler, EH
    Burroughs Corporation, San Diego, Calif.

    Vinson, MA
    Burroughs Corporation, San Diego, Calif.

    Committee/Subcommittee: F01.06

    DOI: 10.1520/STP36170S

    CrossRef ASTM International is a member of CrossRef.