SYMPOSIA PAPER Published: 01 January 1989
STP26045S

VLSI Defect Detection, Classification, and Reduction from In-Process and Post-Process Sram Inspections

Source

As device dimensions shrink to the order of one micron and chip sizes approach 100mm2, containing more than 105 transistors, some of the standard yield enhancement practices lose effectiveness. In particular, in-process inspections suffer as it becomes increasingly probable that defects will not be detected due to the reduced circuit dimensions and increased pattern complexity. Another area hard hit is post process probe yield failure analysis. With the greater number of components and functions per chip extremely large vector sets (thousands) must be run to adequately characterize and isolate failures at probe test. This results in long test times as well as a significant increase in the time required for data analysis to isolate circuit failures. Adoption of a static RAM (SRAM) as a yield vehicle can reinstate the effectiveness of both of these techniques for VLSI. The repetitiveness and regularity of the RAM pattern facilitates visual inspection, even at the micron level, and bit mapping provides easy test isolation of defects at post process probing. The application of a SRAM in a VLSI yield enhancement strategy for defect classification and reduction is discussed in this paper.

Author Information

Parks, HG
Logan, CE
Fahrenz, CA
Price: $25.00
Contact Sales
Related
Reprints and Permissions
Reprints and copyright permissions can be requested through the
Copyright Clearance Center
Details
Developed by Committee: F01
Pages: 266–283
DOI: 10.1520/STP26045S
ISBN-EB: 978-0-8031-5107-9
ISBN-13: 978-0-8031-1273-5