(Received 27 July 2013; accepted 2 January 2014)
Published Online: 2014
| ||Format||Pages||Price|| |
|PDF (2.7M)||13||$25||  ADD TO CART|
A network-on-chip (NoC) router serves an important function in network communication performance. A high-performance router will help build a high-throughput, power-efficient, and low-latency NoC. However, the existing baseline router of a triplet-based NoC topology cannot fully optimize the potential performance, because it does not consider the characteristics of triplet-based NoC topology. This paper presents the topology-related router architecture for a triplet-based topology, called X Router. The baseline router architecture is optimized using four measures, namely, simplified crossbar switch, express virtual channel, group-priority scheme, and shared buffer organization. Simulation results using the cycle-accurate simulator Noxim show that the X Router cannot only decrease traffic latency and energy consumption, but also improve throughput over the baseline router architecture.
School of Information Science and Engineering, Hebei University of Science and Technology, Hebei,
Stock #: JTE20130182